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PLL-FS only down-converts a pair of channels on the IF by selecting the LO frequency in between every two RF channels, e.g. channels A with B or channels C with D (the final selection between such pair of channels will be performed by the programmable D-DQS scheme in the second step). The advantages of this selection method are: 1) the PLL-FS can employ a higher frequency reference clock for its loop filter to significantly reduce the problems originated by small step-size since the minimum step-size of the PLL-FS is now extended from 1 to 2 channels bandwidth. 2) As the locking position of the LO is selected in between every 2 channels, the resulting moving steps of the LO frequency can be halved, which simplifies the required division ratio of the frequency divider in the PLL-FS to reduce the phase noise.
3) The original required bandpass channel selection filters can be replaced by its lowpass counterparts with doubled bandwidth, since the dual-channel is downconverted very near to the baseband. This illustrates the fact that such frequency down-conversion method can improve the PLL-FS performance and simultaneously simplifies the whole receiver architecture without involving any extra-circuitries in the PLL-FS. 
Switching the multiplying sequences between sin(nπ/2)=0,1,0,-1 and -sin(nπ/2)=0,-1,0,1 for n=0,1,2,3…for digital mixers M 2 and M 3 is equivalent to multiply complex exponential sequences 
